Skip to content

ASIC/SoC & System Design

Image title


Understanding and working with Memory in the context of ASIC, FPGA and SoC Design can be very challenging. The specifications are complex and information is typically hard to find or proprietary.

In these articles I delve deep into what a DDR memory is made up of, how it works. We also explore memory training, calibration and timing parameters.

DDR4 - Understanding the Basics
An in-depth look at the fundamentals of DDR Memory

DDR4 - Initialization, Training and ZQ Calibration
Understanding DRAM Initialization, ZQCL, Read/Write training, Vref Calibration and much more

DDR4 - Understanding Timing Parameters
A tutorial on DDR4 timing parameters

DDR4 - Timing Parameters Cheat Sheet
A quick reference for timing parameters

System Design

This collection of articles explores System Design as a whole, with an appreciation for Mechanical Design, Board Design, Power, Thermal and Cooling.

Modular Design in the Open Compute Project
A study of system design in the Open Compute Project

Facebook and the Open Compute Project
A detailed look at Facebook's server - Yosemite

HP Moonshot Dissection
Detailed study of the HP moonshot chassis


If you would like to be notified when a new article is published, please sign up. If you found this content useful then please consider supporting this site! 🫶

Buy Me A Coffee