DDR4 SDRAM - Initialization, Training and ZQ Calibration DRAM Initialization, ZQCL, Read/Write training, ...
A Gentle Introduction to Formal Verification What is Formal, When to use Formal, Formal vs Functional Verification ...
SystemVerilog Macros, backtick (`), double-backtick (``) How to write macros, what do those `, `` & `" mean
SystemVerilog Randomization & Random Number Generation $random, $urandom, $urandom_range, randomize, std::randomize ...